

Project Name: San Bernardino
PCB Number: 16561-1
PCBA Version: A00
SCH Version: A00
Project Code: 3PD06U010001,3PD06U01A001
PCB certification number: SB0601
ECO# number: 938383
PCB Size: 178.5mm x 174mm x 1.6mm, 6L

JMP1 Jumper Setting		
Service Mode	1-2 Short	With Jumper to Disable TXE
PW CLR	3-4 Open	Without Jumper to Clear PassWord
CMOS CLR	5-6 Short	With Jumper to Clear CMOS
JMP2 Jumper Setting		
Pin9 to 5V	1-3 Short	With Jumper to 5V
Pin1 to 5V	2-4 Short	With Jumper to 5V
Pin9 to RI	3-5 Short	With Jumper to RI
Pin1 to DCD	4-6 Short	With Jumper to DCD

BOM Configuration	
(R_):	Unmount
(X_):	Debug
(64G_):	eMMC 64GB
(16G_):	eMMC 16GB
(32G_):	eMMC 32GB
(T_):	TPM
(2DP_):	DP x2
(3DP_):	DP x3
(AIC_):	Gfx Add-In Card
(RJ45_):	RJ45
(SFP_):	SFP
(GCE_):	GCE PCB vendor
(TRI_):	Tripod PCB vendor
(HSB_):	HSB PCB vendor
(TPT_):	TPT PCB vendor
(A_):	USB-C w/o BC1.2
(B_):	USB-C w/ BC1.2
(E16G_):	5070E w/ 16G
(E_):	5070E
(S16G_):	5070S w/ 16G
(S_):	5070S
(EX16G_):	5070S-EX w/ 16G
(EX_):	5070S-EX
(E32G_):	5070E w/ 32G
(D_):	X02.1

PAGE	TITLE
01	Cover Page
02	Block Diagram
03	(R)
04	(R)
05	CPU (DDR4)
06	CPU (VCCGI/VNN/Others)
07	CPU (VDDQ/VCCRAM/Others)
08	CPU (EDP/DDI/MSDI)
09	(R)
10	CPU (Power CAP1)
11	CPU (Power CAP2)
12	DDR4_SODIMM1
13	DDR4_SODIMM2
14	(R)
15	CPU (STRAP)
16	CPU (PCIE/SATA/USB3/USB2)
17	CPU (I2C/SMB/SPI/UART/CNVI)
18	CPU (PMU/SVID/RTC/ICLK/MSD)
19	CPU (HDA/EMMC/SD/LPC/FSPI)
20	(R)
21	CPU (GPIO/JTAG/ITP)
22	(R)
23	CPU (VSS)
24	ECIO IT8739E/FX
25	Flash ROM/RTC
26	FAN CIRCUITS/HOLE
27	AUDIO CODEC (ALC3253-VA3)
28	HPOUT/GHS1 (FRONT)
29	SPEAKER/GHS2 (REAR)
30	(R)
31	LAN RTL8111HN
32	RJ45_CONN
33	(R)
34	Front USB3.0/USB2.0 Header
35	Rear USB3.0 Stack
36	Front USB2.0 w/ USB Charger
37	Front TYPE-C
38	(R)
39	TYPE-C CC/PD (CCG4)
40	3D3V S0/5V S0
41	3D3V S5/5V S5
42	DCIN JACK
43	(R)
44	V 3P3 A/V 5P0 A (RT6575D)
45	CPU VCORE (RT5092)
46	CPU VCORE VCGI
47	CPU VCORE VNN
48	VDDQ (RT5092_RT9610B)
49	(R)
50	(R)
51	(R)
52	(R)
53	1D8V_S0 (LR9102G)
54	1D2V_S0 (APL5930)
55	eDP to DP++ (PS181)

PAGE	TITLE
56	VGA_CONN
57	DP1_CONN
58	DP2_CONN with PS8468
59	DP3_CONN with PS8468
60	(R)
61	NGFF WLAN (DISCRETE/CNVI)
62	NGFF SSD (SATA)
63	eMMC
64	LED/POWER BUTTON
65	PCIE X4 SLOT
66	LPT1 & COM2_CONN
67	(R)
68	DEBUG CONNECTOR
69	(R)
70	(R)
71	(R)
72	(R)
73	(R)
74	(R)
75	(R)
76	(R)
77	(R)
78	(R)
79	(R)
80	(R)
81	(R)
82	(R)
83	(R)
84	(R)
85	(R)
86	(R)
87	(R)
88	(R)
89	Stitching Capacitors
90	(R)
91	TPM (NPCT750)
92	COM1
93	(R)
94	CAC_CONN
95	USB3.0 HUB1 (RTS5411)
96	USB3.0 HUB2 (RTS5415)
97	SFP RTL8211FS
98	(R)
99	CPU MIPI-60 & APS
100	(R)
101	Cable_List
102	Power Sequence
103	Power Block Diagram
104	Power Good & Reset Diagram
105	Clock Diagram

Key IC		
Location	Vendor part number	IC version
CPU1	Intel Gemini Lake SoC	B0
U2401	ITE IT8739E	FX
U2701	Realtek ALC3253-VA3	A
U3101	Realtek RTL8111HN	A
U3701	Parade PS8743B	B1
U3901	Cypress CYPD4125	A
U5501	Parade PS181	A1
U5801	Parade PS8468	A3
U5901	Parade PS8468	A3
U9101	Nuvoton NPCT750	A
U9501	Realtek RTS5411	A
U9601	Realtek RTS5415	A
U9701	Realtek RTL8211FS	A
U304	Broadcom BCM58102PB0KFBG	P

Header	
FANC1	021.60137.0104
JMP1	021.60810.0203
JMP2	021.60809.0203
PWRSW1	021.60747.0203
USB2F2	021.60892.0210
CAC1	20.F2220.005
SPK1	020.F1062.0006
LPT1	20.F1954.020
COM2	20.F2110.012
RTC1	062.70001.0021
VGA1	020.F0827.0030
LPC1	20.F1819.010
XDP1	20.F1412.040
SVID/SSID	
San Bernardino	
SVID: 0x1028	
SSID: 0x080C	

The PU and PD information for the following straps are different for Pre-ES, ES and ES2, QS GLK SoC.

This is update to information shared in WW28 MoW.

GPIO_83	SIO_SPI_0_TXD	LPC 1.8 V/3.3 V mode select	20K PU [Pre-ES and ES] 20K PD [ES2 ^[1] and QS]	1=buffers set to 1.8 V mode 0=buffers set to 3.3 V mode (default)
GPIO_163	AVS_I2S1_WS_SY NC	SMBus 1.8 V/3.3 V mode select	20K PU [Pre-ES and ES] 20K PD [ES2 ^[1] and QS]	1=buffers set to 1.8 V mode 0=buffers set to 3.3 V mode (default)
GPIO_168	AVS_HDA_SDI	PMU 1.8 V/3.3 V mode select	20K PU [Pre-ES and ES] 20K PD [ES2 ^[1] and QS]	1=buffers set to 1.8 V mode 0=buffers set to 3.3 V mode (default)

^[1]ES2 samples will be limited samples for targeted customers.

SKU ID Settings

SKU6	SKU5	SKU4	SKU3	SKU2	SKU1	Description
U49	U51	U46	U48	AA39	AA41	
Reserve	Reserve	0	0	0	0	Reserve
Reserve	Reserve	0	0	0	1	5070E(W/ eMMC 16GB)
Reserve	Reserve	0	0	1	0	5070E(W/O eMMC 16GB)
Reserve	Reserve	0	0	1	1	5070S(W/ eMMC 16GB)
Reserve	Reserve	0	1	0	0	5070S(W/O eMMC 16GB)
Reserve	Reserve	0	1	0	1	5070S-EX(W/ eMMC 16GB)
Reserve	Reserve	0	1	1	0	5070S-EX(W/O eMMC 16GB)
Reserve	Reserve	0	1	1	1	5070E (W/ eMMC 32GB)

Board ID Settings

MB Version	Board2	Board1
X00 (EVT)	0V	0V
X01 (DVT1)	0V	0.9V
X02 (DVT2)	0V	1.8V
Reserve	0.9V	1.8V
A00 (PVT)	1.8V	1.8V

	5070E (Economy)	5070S (Standard)	5070S Extended
Slim	✓	✓	
Wide			✓

Cable

More detail on Page 101

PWB DELL P/N
GCE: WWVX3\$JA
Tripod: WWVX3\$KA
HSB: WWVX3\$CA
TPT: WWVX3\$LA

SoC DELL P/N
Pentium J5005: NJR5K
Celeron J4105: MR9JG

		Wistron Corporation 21F, 8B, Sec.1, Hsian Tai Wu Rd., Hsuehchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size C	Document Number San Bernardino		Rev A00
Date:	Thursday, March 08, 2018	Sheet 1 of	106

